Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Contribute to GitLab
Sign in
Toggle navigation
L
Lab3
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
mrsl2000
Lab3
Commits
9125ec35
Commit
9125ec35
authored
Mar 14, 2019
by
mrsl2000
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
final clock with logic and face:)
parent
c189abcf
Pipeline
#689
failed with stages
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
0 deletions
+14
-0
Clock.java
src/Clock.java
+14
-0
No files found.
src/Clock.java
0 → 100644
View file @
9125ec35
import
org.clock.logic.ClockLogic
;
import
org.clock.ui.ClockUI
;
public
class
Clock
{
public
static
void
main
(
String
args
[])
throws
InterruptedException
{
ClockUI
dispaly
=
new
ClockUI
();
ClockLogic
myClock
=
new
ClockLogic
();
for
(
int
i
=
0
;
i
<
100
;
i
++)
{
myClock
.
tik
(
1
);
dispaly
.
setClock
(
myClock
.
getHour
(),
myClock
.
getMinute
(),
myClock
.
getSecond
());
Thread
.
sleep
(
1000
);
}
}
}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment